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The objective of this study is to verify the Symmetrical
Number System (SNS) undersampling receiver architecture using
software and investigate implementation issues using Digital
Signal Processing (DSP) hardware. In the software design, a
MATLAB program is written to determine a single sinusoidal
input frequency using this receiver architecture. Each
channel of the SNS undersampling receiver consists of a low
speed ADC, a discrete Fourier transform followed by a
constant threshold device to detect the signal's frequency
bin. The detected frequency bins are then recombined in a
SNS -to-decimal algorithm to recover the frequency of the
signal . Error rate performance in a Gaussian noise
environment at the input stage is evaluated. In the hardware
design, a sinusoidal waveform is digitized, discrete Fourier
transformed and converted from the SNS format to a decimal
value using a single channel digital signal processor.
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The digitization of a signal is usually governed by the
Nyquist theorem where the sampling frequency is at least
twice the signal bandwidth. The Nyquist theorem however,
places a limitation only on the information that can be
derived from a single set of digitized data [Ref . 1] . If the
sampling frequency is less than twice the bandwidth of the
signal being digitized, aliasing and consequently ambiguities
occur. With additional information however, ambiguous
frequency components due to undersampling may be resolved.
Such information may come from, for example, trial sampling
periods. Rader [Ref. 2] described how trial sampling periods
can be used to recover periodic signals. The trial sampling
period which yields the waveform of smallest variation is
considered to be the correct period and the resulting
waveform the correct waveform.
Pace, Leino and Styer [Ref. 3] examined the relationship
between the Discrete Fourier Transform (DFT) and the
Symmetrical Number System (SNS) as a means of resolving
single frequency undersampling aliases. They^showed that the
DFT encodes the frequency information of a signal in a format
that is in the same form as the SNS. In addition, they
proved analytically that aliases resulting from undersampling
a single- frequency signal could be resolved using 2 or more
channels. Each channel in a SNS undersampling receiver
contains a low speed ADC, a DFT and a threshold device to
detect the input signal bin number in the frequency domain.
The bin numbers from each channel are then recombined to
resolve the signal's frequency.
B. PRINCIPAL CONTRIBUTIONS
First, this thesis verifies the SNS undersampling theory
advanced by Pace, Leino and Styer [Ref . 3] . An algorithm is
written and coded in MATLAB to prove the methodology and to
show that the frequency of an undersampled signal can be
accurately measured. The algorithm is also simulated in a
Gaussian noise environment. Error rates for the different
noise levels are obtained as a function of the signal to
noise ratio. Since the Fast Fourier Transform (FFT) is not
suitable for computing DFTs in this application, alternative
methods are suggested for real-time applications.
Second, possible hardware implementation problems are
investigated based on a Digital Signal Processing (DSP)
platform. Several problems were encountered: the need for
stable sampling frequencies, large memories and alternative
methods for computing DFT for fast response time.
Integration into future EW receivers must take these factors
into consideration.
Undersampling offers several advantages [Ref . 4]. It
allows the resolution of very high frequencies in EW
receivers using low speed ADCs . This is especially so if
several SNS channels are used. In particular, the use of
undersampling in the design of receivers will reduce their
cost and complexity.
C. THESIS ORGANIZATION
In Chapter II, the relationship between the SNS and the
digital frequency domain as mapped by the DFT is examined as
a means of resolving single- frequency undersampling
ambiguities. It shows how the frequency of a signal that is
undersampled at two different sampling frequencies (two-
channel) can be determined. In order to use lower sampling
frequencies, the two- channel case can be extended to three or
more channels. In particular the three-channel case is
discussed.
In Chapter III, algorithms for the two-channel and
three -channel receivers are developed and coded in MATLAB to
measure the frequency of an incoming signal . Each section of
the software is explained in detail . Results are obtained
based on different Gaussian noise levels.
A feasibility study/design for the two-channel case is
carried out in Chapter IV using a DSP development kit. The
suitability of using a DSP platform and its associated
problems are discussed.




Digitization of a signal is usually governed by the
Nyquist criterion when the input signal is bandlimited to <
f < f s/2 where f B is the sampling frequency. For higher
frequencies (i.e. f > f 8/2) , the process of undersampling
gives rise to ambiguities. However, with additional
information (or channels) , the frequency components f > f 6/2
can be resolved.
Pace, Ramamoorthy and Styer [Ref. 5] showed that the
discrete Fourier transform (DFT) naturally encodes the
frequency information of a signal in the same format as the
symmetrical number system (SNS) . Consequently, aliases from
undersampling can be resolved using this method. The theory
set forth is elaborated in [Ref. 3]
.
B. DISCRETE FOURIER TRANSFORM (DFT)
Since all signals consist of sinusoids, for simplicity,
a single frequency sinusoidal waveform is used for analysis.
Assume the sinusoidal signal is
x(t) = 2 cos © t
(1)
and after sampling
x(n) = 2 cos cd n.
(2)
The DFT of x(n) is given by [Ref . 6]
:
N-l
X(k) = 2>(n)e-J(27mk/N) k = 0,1,...,N-l.
n=0
(3)
Applying the DFT to x(n) results in a discrete spectrum where
|X(k)
|
2 is the energy contained in the signal at each digital
frequency co=27ik/N. The spectrum X(k) has N indices with the
digital frequency of each index given by:




N N N N N
for N odd.
(5)
The analog frequency corresponding to each index is obtained
by multiplying each value by f B . Since signals with digital
frequencies in the range n < co < 2k are indistinguishable
from signals with digital frequencies < co < n, the digital
frequency of each index can also be written as:
0^1„„^0i^^(N/2 -l) 2 1
N N N N N
for N even
and
„„ 1 „ |N/2_L |N/2j 2 1




where LxJ is the floor function and represents the greatest
integer less than or equal to x. Thus the spectrum X(k)
resolves into N integer indices and incoming signals will map
into unique bins
:









For example, for N = 5 (f s = 5 Hz and the sampling duration
T
x
is 1 second) , the output bins after the DFT are [0122
1] for input frequencies of [01234] Hz. These DFT bins
are repeated for higher frequencies as illustrated in Figure
1. In this figure the abscissa corresponds to the incoming
frequency and the ordinate corresponds to the bin into which
the signal is resolved.
2.5
~\
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Figure 1: DFT bin mapping for input frequencies f=
to 10 for N = 5 (f = 5 Hz sampling for 1 second)
.
C. THE SYMMETRICAL NUMBER SYSTEM (SNS)
The SNS is composed of a number of pairwise relatively-
prime (PRP) moduli. The integers within each SNS modulus
however, are derived from a symmetrically folded waveform.
The symmetrically folded waveform corresponding to each SNS
PRP moduli (mj
,
has a folding period equal to the modulus.
The integer values within each SNS modulus are derived from a
mid- level quantization of the symmetrical folding waveform.
The formal definition of a symmetrical residue is given
below:
Definition: For an integer h such that < h < m
x h =min{h, m-h}
(10)




where n e {0,±1,±2,...} then xh is called a symmetrical
residue of (h+nm) modulo m. For m even, let x be the row
vector
10
_ , mm, _ ,
0,1,... - — -1,.. .,2,1
2 2






where LxJ again represents the floor function resulting
in the greatest integer less than or equal to x. These
two vectors consist of the symmetrical remainder
elements xh , < h < m.
D. RELATIONSHIP BETWEEN DFT AND SNS
From the above, it is obvious that the DFT maps real
signals naturally into the SNS. That is, in Section C, if we
let the modulus m represent the sampling frequency multiplied
by the sampling time (i.e., f 8Tx ) , then equations (12) and
(13) are in the same form as equations (8) and (9) where N=
f 8Tx . Thus the SNS provides a convenient framework for
undersamping signal analysis.
Table 1 displays the input frequencies and the resulting























Table 1: Input Frequency and Resulting DFT Bins for 2
Channel Example
.
The frequencies are resolved as described in equations (12)
and (13) By considering two or more channels, it is
possible to unambiguously resolve the signal frequencies in
the dynamic range determined by the SNS. One method is to
devise a look-up table similar to that shown in Table 1
.
However this method is inefficient for high frequencies;
large memories are required. An alternative method is
described below:
Suppose there are r channels and the incoming frequency
is within the dynamic range of the system. To carry out the
SNS -to-decimal conversion, we need to solve f = a, (mod m^)
12
for i = l,2,...r, where a. L is the corresponding detected DFT
bin for each n^. The Chinese Remainder Theorem states that
there is a unique solution modulo M=m1*m2 ...*mr . A standard
method of solution is to find integers h ± such that M*^/!^ =
1 (mod m± ) where i = l,2,....r in which case the solution is f
= M*h1*a 1/m1 + M*b2*a2 /m, + . . . + M*br*ar/m,. (mod M) . In Sections
F and G below, examples are given to illustrate this
calculation.
E. DYNAMIC RANGE OF THE SNS
Let mlt . . . , m,. be r pairwise relatively prime moduli,
then the dynamic range, D (0:D-1) of a SNS system is given as
follows:




where j ranges from 1 to r-1 and m
l
,m, ...m^ range over
all permutations of {l, 2 , 3 , ..., r} . For example, for a
two- channel case with m
x




or D = 6.
For a three-channel case with m1 = 3, m, = 5, 1113= 7,
1 .D = — minjm, +m 2m 3,m 2 +111,1113,013 +111,11121
dm
or D=22.
• If one of the moduli (n^) is even, then the dynamic
range of the system is
D=min ^rK+fK
[ z 1=2 i=j+i
(15)
where j ranges from 1 to r-1 and m, ,111, ...m^ range over
all permutations of {2,3,...,r}. For example, for a
two-channel case with m
x
= 6 m, = 5,
_ . fmD = miiK —
12
1 +m 2
or D = 8.
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For a three-channel case with m
x
= 8, n^ = 5, nij= 7,
m, rrij m,












Clearly, the dynamic range of an SNS system with one
even modulus is superior to that using all odd moduli.
Moreover, the greater the number of channels, the greater the
dynamic range
.
F. THE TWO-CHANNEL CASE
Figure 2 shows the block diagram of a two- channel
receiver architecture to determine a single frequency f. In
this architecture the ADC sampling frequencies f sl and f s2 are
relatively prime and T1 = 1 . The DFT outputs are thresholded
to detect the frequency bins of the signal. The detected
frequency bins a
x
and a2 are then used by the SNS -to -decimal
algorithm to determine the frequency of the input signal
.
15
frequency bins ax and a2 are then used by the SNS-to-decimal



























Figure 2 : Block Diagram of a Two Channel Receiver
Architecture
.
Let m1 = f 8l and n^ = f 82 and suppose that the incoming
frequency is within the dynamic range of the system. From
Section D, we need to solve f a^mod mx ) and f = a2 (mod m.) .
The two congruence equations, f s a
x
(mod m
x ) and f = a2 (mod
n^) are solvable only if the greatest common divisor of mx
and ntj divides (a2 - a x ) , a generalization of the Chinese
Remainder Theorem [Ref . 7] . To solve for f , the diophantine
equation
p*m1+q*m2 = (a2 - aj (16)
16
must be solved for p and f is then calculated from the
equation
f = a 1+p*m1 . (17)
The code for this algorithm is shown in Appendix A.
For example, for sampling frequencies 5 and 6, m1 and mj
have values of 5 and 6 respectively (T
x
= 1) . If the signal
is resolved into bins a
x
(=2) and a2 (=1) after the DFT, p
is found to have a value of 1 and q is found have a value of
-1. Thus, the input frequency from (17) is 2+1*5 = 7. This
can also be verified as shown in Table 1.
6. THE THREE-CHANNEL CASE
Figure 3 shows the block diagram of a three-channel
receiver architecture to determine a single frequency f.
Similar to the two- channel case, the ADC sampling frequencies
f 3l , f B2 , and f s3 are pairwise relatively prime and Tx = 1 . The
DFT outputs are thresholded to detect the frequency bins of
the signal. The frequency bins a
x ,
a2 and a3 are then used by






































Figure 3 : Block Diagram of a Three Channel
Receiver Architecture.
In the three- channel solution, let m1 = f sl , m, = f s2 and
irij = f 63 and suppose that the incoming frequency is within the
dynamic range of the system. We need to solve f = ax (mod mx )
and f = a2 (mod mj) and f = a3 (mod TTI3) . Using the Chinese
Remainder Theorem and the Euclidean algorithm, the method of
solution is to find integers b ± such that M*b i/mi = 1 (mod n^)
where i = 1,2, and 3 and M = mx * m, * 103 . The solution is
then f = ± M*b 1*a 1/m1 ± M*b2*a2 /m2 ± M*b3*a3 /m3 (mod M) where f
is the frequency which falls within the dynamic range D of
the system.
18
For example, let m
x
= 5, m, = 6 and rrij = 7, so that M =
210 and D = 22 . Suppose that the signal is resolved into
bins a
x
(= 1), a2 (= 2) and a 3 (=2) after the DFT. For the
three -channel case the b ± values must be found. Here, b 1# b2
and b 3 are found to be -2, -1, and -3 respectively. Thus f =
± 210(-2)(l)/5 ± 210(-l)(2)/6 ± 210(-3)(2)/7 mod(210) and we
must choose the solution that falls within the SNS dynamic
range D = 22 [0:21] . The correct combination f = 84 -70 +
180 mod (210) = 194 mod (210) . Although 194 is out of the
dynamic range, 210 - 194 = 16 is in the dynamic range so that
f = 16 is the correct frequency.
H. NOISE CONSIDERATIONS
For a sinusoidal waveform, the Signal to Noise Ratio




where P is the power of the signal and a2 is the noise power.









This a is multiplied by a normally distributed random number
sequence of zero mean and unit variance and added to the
input signal as noise. The simulation results are given in
Chapter III.
20
III. SOFTWARE DESIGN AND RESULTS
A. TWO-CHANNEL ALGORITHM
The two-channel case was described in Chapter II. An
algorithm was constructed based on Figure 2 . The software
given in Appendix A can be divided into the following
sections
:
• Initialization. This section obtains all the
parameters (number of iterations, input frequency,
sampling frequencies, quantization levels) required.
• Iteration loop. This section consists of a loop
(with an initial count of zero) to count the number
of errors
.
• Creation of Waveform. Based on the input frequency,
a sinusoidal waveform is created with noise added. '
• Sampling and Quantization. The waveform is then
sampled at two different frequencies and quantized
using a 14-bit ADC.
• Windowing. A rectangular window operation of width N
= f. * Ti = f s (the total sampling/integration time is
taken to be one) is carried out.
21
• DFT Operation. A DFT is then carried out on each
sample, taking only the first half of the DFT output.
The formula used for the DFT process is a simple pair
of nested loops
.
• Bin Detection. A non-adaptive (constant) threshold
bin detector is then used to find the bin with the
maximum value for each DFT output
.
• SNS-to-Decimal Algorithm. The SNS- to-decimal
algorithm as described in Chapter II is then used to
calculate the incoming frequency.
A flow diagram of this algorithm is illustrated in
Figure 4. The MATLAB code can be found in Appendix A.
22
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Figure 4 : Two Channel Algorithm
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B. TESTING OF TWO-CHANNEL SYSTEM
To test the two-channel case (sinusoidal signal without
noise) , the program is run with the following input and
sampling frequencies shown in Table 2.
f f sl f« Dynamic Range Remarks
7 5 8 0:8 Low input frequency
100 97 98 0:145 Consecutive sampling
frequencies
1040 547 1200 0:1146 Sampling frequencies
far apart
12125 12671 12919 0:12794 High input frequency
Table 2: Tested Input and Sampling Frequencies.
For example, with input signal frequency at 7 Hz as
shown in Figure 5, the sampled signals at 5 Hz and at 8 Hz
are shown in Figures 6 and 7 respectively. The DFT output
for the two samples are shown in Figures 8 and 9 . The
resultant bins of the first halves of Figure 8 and 9 are then
supplied to the SNS- to-decimal algorithm to be converted to
the input frequency of 7 Hz
.
24
0.1 0.2 0.3 0.4 0.5 0.6
Time
0.7 0.8
Figure 5: Input signal with frequency of 7 Hz
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Figure 7: Sampled signal at frequency 8 Hz.
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Figure 9: DFT output with fs2=8 Hz.
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It is found that if one of the sampling, frequencies was
the same as the input frequency, the algorithm failed. This
is because the resulting samples due to the same sampling
frequency will consist of zeros. This problem can be solved
by using at least two sets of sampling frequencies. Apart
from this, the algorithm works well in this noise- free (high
signal-to-noise ratio) environment.
C. SIMULATION PARAMETERS FOR TWO-CHANNEL CASE
To obtain the error rates in a noisy environment, the
two-channel software is run with the following parameters:
• Number of iterations, num = 10000
• Signal to Noise Ratio, SNRDB = -30 to 3 dB
• ADC resolution, bit = 14
• Input and sampling frequencies as shown in Table 3
.





Table 3: Input and Sampling Frequencies.
D. RESULTS FOR TWO-CHANNEL CASE







Figure 10: Error Rates vs. SNR for two-channel system
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The following observations are made: „
• As expected, the error rates improve as the SNR
increases. A tradeoff between SNR and error rate is
required.
• Improvements in error rates were obtained when higher
frequencies were used. This is because at higher
frequencies, higher sampling frequencies are
required. This leads to a higher N-point DFT (higher
gain) which is less affected by noise.
• However, at higher frequencies, the time taken to
compute the DFT was much longer. To reduce the time
taken, the following methods can be implemented:
• If N is highly composite (factorable into powers of
many small prime factors, preferably primes < 10)
,
use a "mixed-radix" FFT implementation.
• If N is prime, or contains very large prime
factors, use the "chirp-z" transform.
• Use three or more channels in the receiver. A
three-channel receiver has a higher dynamic range
for the same magnitude of sampling frequencies.
For example, a two-channel receiver with sampling
32
frequencies 6 and 7 has a dynamic range of [0:9]
while a three-channel receiver with sampling




The three- channel algorithm is similar to the two-
channel algorithm as shown in Figure 11 . The MATLAB code
can be found in Appendix A.
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Figure 11: Three Channel Algorithm
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F. TESTING OF THREE CHANNEL ALGORITHM
To test the three-channel case, the program is run with
some of the following input and sampling frequencies in Table
f f 6l f„2 f S3 Dynamic
Range
Remarks
13 5 6 7 0:21 Low input frequency
100 17 18 19 0:171 Consecutive
sampling
frequencies
1040 17 91 919 0:1232 Sampling
frequencies far
apart
12125 90 929 937 0:42741 High input
frequency
Table 4: Tested Input and Sampling Frequencies.
Apart from the anomaly discussed in the two- channel
case, the algorithm works well in this noise- free (high
signal-to-noise ratio) environment.
G. SIMULATION PARAMETERS FOR THREE-CHANNEL CASE
To obtain the error rates in a noisy environment, the
three-channel software is run with the following parameters:
• Number of iterations, num = 10000
35
• Signal to Noise Ratio, SNRDB = -30 to 30 dB
• ADC resolution, bit = 14
Input and sampling frequencies as shown in Table 5
f f»i fi fi-
9 5 7 ll
90 13 14 17
900 41 42 43
9000 141 142 143
Table 5: Input and Sampling frequencies
H. RESULTS FOR THREE -CHANNEL CASE
The results obtained are shown in Figure 12
36



















Figure 12: Error Rates vs. SNR for three-channel system
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Comparing the two- channel and three-channel cases, the
following observations can be made:
• The three-channel system is much faster than the two-
channel system since the DFTs required are smaller
due to the smaller sampling frequencies.
• However the results for the two- channel system with
noise are better. For example to achieve a
relatively error- free system for a frequency of 9000
Hz, the two- channel case requires only -22 dB.
However, the three- channel case requires at least -4
dB.
38
IV. HARDWARE DESIGN AND FINDINGS
A. INTRODUCTION
In the last chapter, the instantaneous measurement of
frequency using the SNS- to-decimal algorithm was verified.
There is a need to investigate the implementation of the
algorithm in hardware. Digital Signal Processing (DSP)
hardware was selected for the following reasons:
• A major part of the algorithm is the processing of
DFTs which is a digital signal processing task well
suited to be carried out by DSP hardware.
• DSP hardware provides a fast way to implement the
algorithm. The DSP development kit is easy to learn,
program and simulate. It is ideal for this
application to investigate hardware problems and
limitations
.
• Cost consideration: the development kit plus tools
cost $1500;
• EW receivers are likely to incorporate DSP hardware.
39
B. TI TMS320C54X DSP DEVELOPMENT KIT
The TMS32054C54X DSKplus [Ref . 8-12] is a low cost DSP
starter kit that gives a designer a working knowledge of DSP
code to build DSP based systems . The development kit
contains a stand-alone application board that can be
connected to the PC. It executes code in real time at 40
MIPS while the Windows-based debugger analyzes it line-by-
line, displaying internal DSP register information in
multiple windows and in real time. It has an Analog
Interface Circuit for the input of signals. The board's
communication interface enables the creation of C54x DSP code
and host PC code. Moreover, the hardware enables the use of
expansion slots for adding memory, peripherals such as
interface logic, other DSPs etc. The developed code can
eventually be loaded into a resident DSP processor, which may
be part of a EW receiver architecture . Figure 13 shows a
block diagram of the development kit. A more detailed
description of the kit can be found in Appendix B.
40
Parallel Port to PC To Other Interface Ports
Figure 13 : Block Diagram of DSP Hardware
C . SOFTWARE
The software for the two- channel case described in
Chapter II (Figure 2) is written using the DSP development
kit. The software (found in Appendix C) is coded in VC
language/assembly language and converted to the C54x assembly-
language (if required) prior to execution:
• Firstappl .c/Firstapp2 . c. These two programs poll the
input channel and sample the input signal at the two
sampling frequencies respectively
• Hostappl . cpp/Hostapp2 . cpp These two programs
display the samples of the signals based on the two
sampling frequencies and save the data in text files.
41
• Main.c. This program reads the data, executes the
DFT, obtains the largest values for the two channels
and then carries out a SNS- to-decimal conversion.
These programs were run individually and consecutively.
D. TESTING AND RESULTS
Using data generated by MATLAB, the main program was
tested successfully in the development kit. The programs
were then run with an input frequency of 126 Hz and sampling
frequencies, 125 Hz and 128 Hz. Results obtained were
intermittent i.e., correct results were not always obtained.
A frequency counter and an oscilloscope were set up and it
was found that the sampling frequencies were not stable.
Testing with different frequencies did not improve the
results.
E . PROBLEMS
Several problems were encountered during the
investigation
:
• Stability of Sampling Frequencies. The development
kit carries out frequency division of the master
oscillator to obtain the sampling frequencies.
Unfortunately, the crystal oscillator has a
42
resolution of 5-10 Hz. This is unacceptable as a
shift of 1 Hz in the sampling frequency will cause
erroneous results. Moreover, the fact that the
sampling frequencies are factors of the oscillator
frequency and that they need to be pairwise
relatively prime severely limits the choice of
frequencies. A possible solution is to obtain the
sampling frequencies directly from stable signal
sources
.
• DFT. For higher frequencies, the execution of the
DFT takes a long time. Several solutions were
suggested and discussed in the previous chapter.
• Memories. Insufficient memory error messages were
encountered when high frequencies were used. The
same messages occurred when attempts were made to run
the routines together. More memories and/or more




The main contribution of this thesis is the verification
of the relationship of the DFT to the SNS to resolve
undersampling ambiguities and the investigation of hardware
implementation issues using a DSP platform. Error rates for
different SNR are also obtained.
The use of undersampling technique using the SNS to
measure frequency is a viable method to implement in a EW
receiver architecture. However, the need for faster DFT
computation and stable sampling frequencies must be taken
into account before they can be considered for incorporation
into EW receivers. There is also a trade-off between the
number of channels and SNR. For faster response, a multi-
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APPENDIX A






% Two Channel Receiver
o,
o
% Note: The sampling frequencies should be relatively prime
clear all;
% Initialization
num=input ( ' Enter Number of iterations :
' )
;
f=input ( ' Enter Input Frequency:
' )
;
fsl=input ( 'Enter Sampling Frequency 1: * )
fs2=input ( 'Enter Sampling Frequency 2:
' )











% No. of quantization levels
% quantization size
% Set Signal to Noise Ratio








Convert to non-dB units
Noise normalization assuming




tl=l/fsl:l/fSl:l; % first ADC
noisel=sqrt (sigmasq) *randn(l, length (tl) ) ; % noise
ADCsigl=sin(2*pi*f*tl) +noisel; % digitized signal
ADCsigl=f ix(ADCsigl/q) *q; % quantized signal
t2=l/fs2:l/fs2:l; % second ADC
noise2=sqrt (sigmasq) *randn(l, length (t2) ) ; % noise
ADCsig2=sin(2*pi*f *t2) +noise2; % digitized signal
ADCsig2=f ix(ADCsig2/q) *q; % quantized signal
%figure(l)
%subplot (3, 1, 1) , plot(t,sig)
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%ylabel ( 'Amplitude' )
%subplot (3,1,2) ,plot (tl,ADCsigl)






%subplot (3, 1,3) ,plot (t2,ADCsig2)
%title (' Figure 3. Plot of sampled signal (sampling frequency 2)
plus noise'
%xlabel ( 'time'
%ylabel ( ' magnitude
'
% Window operation





winsig2=ADCsig2 (1 :winsize2) ;
% size of window is fsl
% size of window is fs2
% windowed sampled signal 1
% windowed sampled signal 2
DFT Operation
DFTsigl=abs (f ft (winsigl, winsizel) ) ;
DFTsig2=abs (f ft (winsig2, winsize2) )
;
DFTsigla=DFTsigl (1: length (DFTsigl)/2 +1)
;
DFTsig2a=DFTsig2 (1 : length (DFTsig2) /2 +1) ,-
Taking half of image
Taking half of image
%figure(2)
% Plot to locate position of maximum value
% Note that due to MATLAB (which cannot have a zero index, the
actual location is one less
%subplot (2,1,1) , stem(DFTsigla)
%title (' Figure 1. DFT plot of signal with sampling frequency 1')
%xlabel ( ' frequency bins
'
)




%title ( 'Figure 2. DFT plot of signal with sampling frequency 2')





[j ,y2] =max(DFTsig2a) ,-
al=yl-l;
a2=y2-l;
% SNS to Decimal Algorithm
yl, y2 are locations of max values
Note that due to MATLAB, the
actual location is one less.
50
% To solve for f==ai (mod mi) (where "==" indicates congruence and
% mi are pairwise relatively prime) , the Chinese Remainder Theorem
% states that there is a unique solution modulo M=ml*m2 . . . .mr
.
% A standard method of solution is to find integers bi such that
% M*bi/mi==l (mod mi) where i=l,2,....r in which the solution is
% f==M*bl*al/ml + M*b2*a2/m2 + . . . + M*br*ar/mr (mod M)
% For a 2 channel case, i.e. i=l,2,
% m2*bl == 1 (mod ml)
% ml*b2 == 1 (mod m2)
% f == al (mod ml)
% f == a2 (mod m2)
% f == m2*bl*al + ml*b2*a2 (mod ml*m2)
% Given ml (sampling frequency 1) and m2 (sampling frequency 2), to
% find bl and b2, the congruence equation is transformed to a
% diphantine equation and solved using the Euclidean algorithm:
% m2*bl - ml*yl = 1
% ml*b2 - m2*y2 = 1
% The above two equations can be combined into
% m2*bl - ml*b2 = 1




% f == al (mod ml) and f == a2 (mod m2) is solvable only if the
% greatest common divisor of ml and m2 divides (a2 - al)
.
% To solve for f , r from the diophantine equation
% r*ml+s*m2 = a2 - al must be solved.
% r is obtained from "glde.m" and f is calculated by the
% equation f = al+r*ml
idiff=a2-al;
r = glde(fsl,fs2, idiff) ;
freq=abs (al+r*fsl)
;






error = 1- count /num;
% Write results to file
xl=fprintf (fpl, ' %d %d %d %d %d %d\n', f, fsl, fs2, SNRDB, num, error);














% To calculate the dynamic range








% To check whether fsl is even
% To check whether fs2 is even










num=input ( ' Enter Number of iterations : ' ) ;
f=input ( ' Enter Input Frequency:
' )
;
fsl=input ( ' Enter Sampling Frequency 1 :
' )
;
fs2=input ( 'Enter Sampling Frequency 2:'),-
fs3=input ( 'Enter Sampling Frequency 3:'),-
% Number of iterations
% Frequency of signal
% Sampling frequency 1
% Sampling frequency 2
% Sampling frequency 3
fpl=fopen( 'c:\matlab\bin\thesis\result.dat ' , 'at ' ) ,-
% Store results in file for later processing if required
% Quantization levels






% No. of quantization levels
% quantization size
% Set Signal to Noise Ratio from -30





Convert to non-dB units
Noise normalization assuming
signal power of 1
tl=l/fsl:l/fsl:l; % first ADC






ADCsigl=f ix(ADCsigl/q) *q; % quantized signal
t2=l/fs2:l/fs2:l; % second ADC
noise2=sqrt (sigmasq) *randn(l, length(t2) ) % noise
ADCsig2=1000* (sin(2*pi*f*t2)+noise2) ,- % digitized signal





noise3=sqrt (sigmasq) *randn(l, length (t3) )
ADCsig3=1000* (sin (2*pi*f*t3) +noise3)
ADCsig3=f ix(ADCsig3/q) *q;
trfigure(l)
%subplot(3,l,l) ,plot (tl,ADCsigl(l:fsl) )




%ylabel ( ' magnitude
'
)
%Subplot (3,1,2) ,plot (t2,ADCsig2 (l:fs2)
)




%ylabel ( ' magnitude
'
%subplot (3,1,3) ,plot (t3,ADCsig3(l:fs3) )
%title (' Figure 3. Plot of sampled signal (sampling frequency 3)
plus noise'
%xlabel ( 'time'
%ylabel ( ' magnitude
'
% Window operation






winsig2=ADCsig2 (1 :winsize2) ,-
winsig3=ADCsig3 (1 :winsize3)
% DFT Operation
DFTsigl=abs (fft (winsigl, winsizel) )
;
size of window is fsl
size of window is fs2





DFTsig2=abs (f ft (winsig2 , winsize2) )
;
DFTsig3=abs (f ft (winsig3 , winsize3) )
DFTsigla=DFTsigl ( 1 : length (DFTsigl ) /2 +1
)
DFTsig2a=DFTsig2(l: length (DFTsig2)/2 +1)
DFTsig3a=DFTsig3 (1 : length (DFTsig3 ) /2 +1)
Taking half the image
Taking half the image
Taking half the image
%figure(2)
%Plot to locate position of maximum value
%Note that due to MATLAB (which cannot have a zero index, the
%actual location is one less
%subplot (3,1,1) , stem(DFTsigla)
%t it le (' Figure 1. DFT plot of signal with sampling frequency 1')
%xlabel ( ' frequency bins '
)
%ylabel ( ' magnitude '
)
%subplot (3,1,2) ,stem(DFTsig2a)
%title( ' Figure 2. DFT plot of signal with sampling frequency 2')
%xlabel ( ' frequency bins
'
%ylabel ( ' magnitude
'
%subplot (3,1,3) ,stem(DFTsig3a)
%title (' Figure 3. DFT plot of signal with sampling frequency 3')
%xlabel ( ' frequency bins '








yl, y2 and y3 are the locations of
maximum values
Note that due to MATLAB, the actual
location is one less.















if (freqmat (i) <0)




freq=min(abs (freqmat) ) ,-






error = 1 -count /num;
% Write results to file
xl=fprintf (fpl, '%d %d %d %d %d %d %d\n' , f, fsl, fs2, fs3, SNRDB, num,
error) ,-






% To calculate the dynamic range
if rem (fsl, 2) ==0 % To check whether fsl is even
x=[fsl/2 + fs2*fs3; fsl*fs2/2 + fs3; fsl*fs3 + fs2] ;
elseif rem(fs2,2) ==0 % To check whether fs2 is even
x=[fs2/2 + fsl*fs3; fsl*fs2/2 + fs3; fs2*fs3 + fsl] ;
elseif rem(fs3,2) ==0 % To check whether fs3 is even
x=[fs3/2 + fs2*fsl; fs3*fs2/2 + fsl; fsl*fs3 + fs2] ;
else % fsl,fs2 and fs3 are odd





% This function solves the general linear diophantine equation
% m2*bl - ml*b2 = k and returns the value bl
function a=glde (ml,m2 ,k)
% Calls function "lde" to calculate bl, b2 and na
[bl , b2 , na] =lde (ml , m2 )
;
% To check whether the equation is solvable.
% na must be a factor of k for the equation to be solvable.
mult=k/na;
if (k-mult*na) ==0 % Equation is solvable
bl=bl*mult; % These new values solve the diophantine equation
b2=b2*mult;
mtest=bl; % To check whether bl and b2 are the least values























% This function solves the linear diophantine equation
% ml*bl + m2*b2 = na where ml and m2 are the sampling frequencies
% and na is the greatest common divisor
% and returns the value bl , b2 and na
o,
% ml and m2 are assumed positive
function [bl,b2,na] =lde (ml,m2)













% If remainder is not zero, reset dividend and divisor
while irem>0
bo3=bol-iquot*bl; % calculate new coefficients of ml and m2
bo4 =bo2 - iquot *b2
;




ma=na; % redefine dividend and divisor
na=irem,-
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'C54x Software Support Files
TMS320C54x DSKplus
The 'C54x DSKplus is a low-cost design tool that gives designers a
working knowledge ofDSP code. From this foundation, designers can
begin building complete 'C54x DSP-based systems. Priced at US $149,
the 'C54x DSKplus (part no. TMDS3200OL0) is available from TI
authorized distributors
.
The 'C54x DSKplus builds on TTs industry-leading line of low cost,
easy-to-use DSP Starter Kit (DSK) development boards. The
high-performance board features the TMS320C542 16-bit fixed-point
DSP. Capable of performing 40 million instructions per second
(MIPS), the 'C542 makes the 'C54x DSKplus the most powerful DSK
development board on the market.






The 'C54x DSKplus includes:
• 40 MIPS TMS320C542-based board
• TLC320AC01 Analog Interface Circuit (AIC)
•
'C54x DSKplus assembler, loader, Code Explorer debugger, and sample programs (3.5" disks)
• TMS320C54x CPU and Peripherals Reference Guide
• TMS320C54x Algebraic Assembler Instruction Set
• TMS320C54x Datasheet
• TMS320C54x DSKplus User's Guide
• TLC320AC01 Datasheet
• PC connector cable and universal power supply included












High-performance, very efficient architecture requires fewer







An easy-to-use, true Windows-based interface. Supports
symbolic debugging, breakpoints, graphical animation, variable





Enables easy programmability by using labels for referencing




Bypasses learning new DSP mnemonic instruction set specifics.
Makes coding easier and more straight-forward. Easy one-step











Low power dissipation, 14-bit linear resolution, programmable
sampling rates, anti-aliasing filter, and input gain; selectable
auxiliary input; data read-back
Socketed Programmable
Array Logic (PAL)
Allows experienced designers to reprogram the PAL and change
the way the host port interface works on the C54x DSKplus.
i
...
Universal power supply &
cable included
Allows for immediate use out of the box; ideal for powering
daughter cards; filtered and regulated - thus no need for
on-board voltage regulation.
fC54x Algebraic Assembler
The C54x DSKplus includes the algebraic assembler that speeds the initial code development process. The
algebraic assembler does not require new users to learn a new DSP mnemonic instruction set, making
coding easier and more direct. The assembler also utilizes a one-step assembly and linking process to
simplify code debugging. The software accomplishes this by using special directives to assemble code at an
absolute address.
Some extremely useful features include:
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In-line Assembly expression analysis allows the assembler to work when defining complex variables
or bit locations.
Symbolic Debugging allows the user to reference variables by name instead of (he physical address.
Assembling conditional blocks of assembly code using .if/.else if/.end if directives. This is especially
helpful when you want to conditionally assemble code via a command-line argument of internal
assembly variable.
Support of .sect, .bss, .usect, .text, and .data sections.
Code Explorer Debugger
The 'C54x DSKplus debugger was developed by GO DSP Corporation in an effort to provide the first true
Windows-based debugger for a DSK. The Code Explorer debugger supports debugging, a new feature
available only on the DSKplus that allows the user to specify labels for referencing constants, variables,
and marticies by name. Also, the debugger desktop environment is fully configurable and loaded upon
entry into the debugger. This means that optional colors, fonts, and window sizes can be changed within
the debugger and saved upon exiting.
Some additional features of the debugger include capability of connecting files as I/O, graphical animation,
and data memory viewing. The file I/O capability enables users to connect files as inputs or outputs to any
location within your application code. Therefore you can simulate different input sequences and data
streams without having to physically generate them.
Graphical animation allows you to view data in a graphical format, either with time domain or frequency
domain and in a variety ofvariable sizes (i.e. 8-bit signed char, 8-bit unsigned char, 16-bit, 32-bit, etc).
Disassembly Window
The disassembly window displays the DSP code in
algebraic instructions. The variable names and
subroutines (symbols) are shown in blue. The
physical DSP address is the first column and the
machine code for the instructions are in column 2.
The yellow bar indicates the location where the
DSP program counter (PC) points.
The disassembly window properties can be
accessed by placing the cursor in the disassembly
window and right-clicking and then choosing
properties. The disassembly window can display
code in algebraic or mnemonic formats with direct
and immediate addressing values shown in hex,
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The data memory window can be modified or
replicated as needed. By placing the cursor inside
the data memory window and right-clicking and
then choosing properties, the user can change the
title of the window, starting address and even data
organization in the window. Valid display formats
include 8-bit signed/unsigned char,
signed/unsigned long, floats, and others. The page
field can specify either Data or Program memory
spaces.
'C54x CPU and Peripheral
Registers
[Memory Window Options
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The two register windows in the 'C54x Code
Explorer debugger are the CPU and Peripheral
Registers. The 'C54x CPU Registers is the
collection of registers which control the operation
of the DSP CPU. The program counter, status
register, and configuration registers are contained
within this window. Notice that bit values within
the register are brought out separately to make
modification and monitoring easier.
The second window is the Peripherals window.
This window includes the registers for configuring
the DSP peripherals like the serial ports and
timers. Modifications to this register can be done
by clicking on the register in the Peripheral
Registers window.
Graphical Windows
Graphical windows are extremely useful
when trying to view a value of a register,
variable, or buffer. The graphic window
allows the user to animinate any value in
either data or program DSP memory.
This is accomplished by placing a
breakpoint anywhere in the application
code and pressing the Animation button.
Each time the DSP reaches the
breakpoint the graphical windows are
updated and refreshed
The options window contains the
graphics setup for the window. For
example, the title can be changed to
reflect the data being animated, the
display buffer length can be changed, or
the data read from the DSP can either be
a single value from a list (buffer) ofvalues in either data or program memory. Also, the sampling rate can
be modified for correct displaying of the frequency data (EFT). The display can be viewed using 8-bit





















A breakpoint can be selected by either
double clicking on a line in the
Disassembly window or by Selecting the
DEBUG-BREAKPOINTS in the Pull
Down Menu. The Pull Down Menu will
prompt you with a menu listing all the
available symbols in the Symbols box.
You can either select a breakpoint from
the list of Symbols or by entering an
address in the Address field
The Breakpoint dialog box contains the
following fields: Address, Symbols and
Breakpoints. If the address ofthe desired
breakpoint is known, simply enter the
value in the Address field The Symbol
field contains the list of all the symbols in the program. If the location address ofthe breakpoint is labeled,
simply type the label name and press add
Setting Probe Points
Probe points allow the update of a
particular window or the reading/writing
of samples from a file to occur at a
specific point in an algorithm. This
effectively "connects a signal probe" to






When a graph window object is created,
it assumes that it is to be updated at every
breakpoint. However, this attribute can be
changed and the window can be updated
only when the program reaches the
connected probe point. After the probe
point is hit, and the window is updated
execution of the program is continued
This optimizes the display of the graph
window and also allows you to keep a history of the signal even when the data on the DSP is not valid
With the combination of Code Explorer's File I/O capabilities, probe points can also used to connect
streams of data to a particular point in the DSP Code. When the probe point is reached in the algorithm,
data is streamed from a specific memory area to file, or from the file to memory.
Using File I/O
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Code Explorer allows the user to stream
data onto (or from) the target from a PC
file. This allows the user to simulate code i
using known sample values. Note that
this file I/O feature is not intended to
satisfy real-time constraints. The File
Input/Output feature uses probe points.
When the execution of the program
reaches a probe point, the connected
object, whether it is a file, graph or
memory window, is updated. Once the
connected object is updated, execution
continues. Using this concept, if a probe
point is set at a specific point in the code
and then connected to a file, file I/O functionalities can be implemented.
System Requirements
A 386, 486, or Pentium PC with a 3.5" disk drive
4-bit parallel and/or 8-bit bidirectional parallel ports.
A minimum of 4Mbytes ofmemory
Color VGA monitor
Windows 3.1 or Windows 95
ASCII editor
How to Install
When connecting the DSKplus to your PC, it is highly recommended you turn
offyour PC's power to make the connections below:
1. Connect the DB25 cable (female) to the PC's Parallel port (male).
2. Connect the DB25 cable (male) to the DSKplus board (female).
3. Connect the power cord (NEMA cable) to the 5 volt power supply.
4. Connect the 5-pin DIN-to-5.5mm adapter to the power supply^ 5-pin
DIN connector.
5. Plug the power supply power cord to the wall outlet
6. Plug the 5.5mm connector into the powerjack ofthe DSKplus board.
At this point the green power LED is illuminated and power is supplied to the 'C54x DSKplus board. Ifthe







The DSKplus kit includes two 3.5" floppies labeled Disk #1 and Disk #2. To
install the software correctly, please follow the steps below:
1. Insert Disk #1 into the 3.5" drive.
2. From the start menn (Windows95) or the Files menu (Windows 3.1)
select the Run., option. Type a:\setup.exe
3. The installation script will appear. You will be asked to select a
destination directory. By default it will select the DSKplus directory.
Enter the directory name ifyou would like to specify a different
directory.
4. When prompted, insert Disk #2 into the 3.5" floppy drive.
5. When installation has completed, the installation will inform you that the installation was
successful. At this point a Code Explorer Group will appear.
Starting the Debugger
To start the debugger, click on the icon located in the Code Explorer Group or desktop. The Code Explorer
background and windows will appear with the Setup Box shown active.
Select the port which is connected to the DSKplus board. If for some reason
the port is not listed, the port address can be modified by typing in the address
int the text box.
As a result of selecting the correct port and proper hardware connections, the
debugger will fill its windows with data and the DSKplus is now functioning.
If for some reason the debugger responds with the error "Can't initialize







Is the power on? Be sure green LED is illuminated. If not, a loose power cable is hampering your
setup.
2. Is the parallel port cable connection secure? In many new DSKplus boards and parallel port cables,
substantial pressure many be needed to connect the cables. Connect the cable to the DSKplus board
by placing the thumb behind the DB-25 connector. Take the cable connector chassis and place
between the index and middle fingers. Align the connectors and press the fingers together.
3. The port selected is not being "Captured" by Windows 95. Capturing is used by Windows 95 to
allow DOS programs access to printers. The port can be released by going into the control panel
and selecting the printers icon. Highlight any printer and go to the File pulldown on the command
bar. Select properties and then the Details tab. The Details tab includes a button named End
Capture... Click on this button and select the LPT port where the DSKplus board is connected. If
the LPT is not listed, then the port is not captured (select cancel) and proceed to number 4.
4. The port selected is configured as an EPP or ECP port. The DSKplus board supports 4-bit
unidirectional and 8-bit bidirectional parallel ports. The DSKplus does not support EPP and ECP
ports. To check the port configuration, exit out and reboot your system At the point where the
BIOS Setup routine can be selected, press the keyboard sequence to enter the BIOS (usually
CTRL+ALT+ESC). Confirm that the parallel port is setup as '8-bit', 'bidirectional' or 'standard.'
Specifically, not an EPP or ECP port If problems persist, run the included selftest program.
Beyond the TC54x DSKplus
With higher performance than any otherDSK available today, the *C54x DSKplus offers a rich
development environment for benchmarking and evaluating code in real-time. The 'C54x DSKplus is
designed as an easy-to-use entry into the world of high-performance fixed-point DSPs.
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However, as your design experience grows, you may require additional functionality and expanded
capabilities. To meet these needs, TI offers a comprehensive line of evelopment tools for the TMS320 DSPs
that support the design process from system concept to production.
either *C34s Development Tools
.'$«miconauct!R's
;
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C AND ASSEMBLY LANGUAGE CODE FOR DSP HARDWARE
***************************************************************
File: FirstApl.ASM
When sampling frequency is changed, need to change
a. buffer size here
b. A and B registers in ACOlinil.asm
c. sampling frequency in dftsort.c






















pointer to receive buffer at 1200h.
store to rev buffer







b = #0FFFCh & b
*ar2+ = data(#0bh)
tdxr = b
TC = (@ar2 == #1471h)
if (TC) goto restrt
return enable
load ace b with input
store to rev buffer
transmit the data,
change here if fs changes






; set intm bit ...no int; ' s





File: FirstApp.ASM -> First Application program for the ' C54x DSKplus
a. buffer size here
b. A and B registers in AC01ini2.asm
c. sampling frequency in dftsort.c






















pointer to receive buffer at 1200h.
store to rev buffer







b = #0FFFCh & b
*ar2+ = data(#0bh)
tdxr = b
TC = (@ar2 == #01400h)
if (TC) goto restrt
return enable
load ace b with input
store to rev buffer
transmit the data.
change here if fs change






set intm bit ...no int ' s
flag host task completed
end ISR








.title "ACOl Initialization Program"
. mmregs
************************************************************************
Certain ACOl registers can be initialized using a conditional assembly-
constant. By setting the constant REGISTER to the appropriate value,
the assembler will either include initialization for certain registers
or ignore register initialization.
The constant REGISTER should be set to include the following ACOl
register:
* REGISTER (binary) =
0000 0000 0000 0001
0000 0000 0000 0010
0000 0000 0000 0100
0000 0000 0000 1000
0000 0000 0001 0000
0000 0000 0010 0000
0000 0000 0100 0000
0000 0000 1000 0000
> initialize Register 1
> initialize Register 2
> initialize Register 3
> initialize Register 4
> initialize Register 5
> initialize Register 6
> initialize Register 7













* Any combination of registers can be initialized by adding the binary
* number to the REGISTER constant. For example to initalize Registers 4
* and 5, REGISTER = 18h. Upon assembly, only code for register 4 & 5
* initialization is included in the AC01INIT module. When called the












* Register 4 is always loaded to get a 6db input gain. This sets full-






























disable all int service routines
stop timer
wakeup from idle when TDM Xmt int
stop TDM serial port
send as first xmit word
reset and start TDM serial port
release acOl from reset
Register init's
.eval REGISTER & In, SELECT




if REG1 then include this source
load Ace A with REG1 value
Call REQ2 subroutine
.eval REGISTER & 2h, SELECT
.if SELECT = 2h
a = #REG2
call REQ2
if REG2 then include this source
endif
.eval REGISTER & 4h, SELECT




if REG3 then include this source
.eval REGISTER & 8h, SELECT




if REG4 then include this source
.eval REGISTER & lOh, SELECT




if REG5 then include this source
.eval REGISTER & 2 Oh, SELECT




if REG6 then include this source
73
.eval REGISTER & 4 Oh,




SELECT if REG7 then include this source
.eval REGISTER & 80h, SELECT









clear flag from IFR




wait for primary to xmit
send register value to serial port







wait for secondary to xmit
send neutral state in case last init
clear flag from IFR








.title "AC01 Initialization Program"
. mmregs
************************************************************************
* Certain AC01 registers can be initialized using a conditional assembly
* constant. By setting the constant REGISTER to the appropriate value,
* the assembler will either include initialization for certain registers
* or ignore register initialization.
*





* 0000 0000 0000 0001
* 0000 0000 0000 0010
* 0000 0000 0000 0100
*
*
0000 0000 0000 1000
*
*
0000 0000 0001 0000
*
*
0000 0000 0010 0000
* 0000 0000 0100 0000





























* Any combination of registers can be initialized by adding the binary
* number to the REGISTER constant. For example to initalize Registers 4
* and 5, REGISTER = 18h. Upon assembly, only code for register 4 & 5
* initialization is included in the AC01INIT module. When called the
* module will load REG4 and REG5 values into internal AC01 registers.
* Register 4 is always loaded to get a 6db input gain. This sets full-
































disable all int service routines
stop timer
wakeup from idle when TDM Xmt int
stop TDM serial port
send as first xmit word
reset and start TDM serial port
release acOl from reset
Register init '
s
.eval. REGISTER & lh, SELECT




if REG1 then include this source
load Ace A with REG1 value
Call REQ2 subroutine
.eval REGISTER & 2h, SELECT
.if SELECT = 2h
a = #REG2
call REQ2
if REG2 then include this source
.endif
.eval REGISTER & 4h, SELECT




if REG3 then include this source
.eval REGISTER & 8h, SELECT




if REG4 then include this source
.eval REGISTER & lOh, SELECT




if REG5 then include this source
.eval REGISTER & 2 Oh, SELECT
.if SELECT = 2 Oh
a = #REG6




.eval REGISTER & 4 Oh,




SELECT if REG7 then include this source
.eval REGISTER & 8 Oh,









clear flag from IFR




wait for primary to xmit
send register value to serial port







wait for secondary to xmit
send neutral state in case last init
clear flag from IFR












extern int datareg [] , statreg [] , ctrlreg [] ;




if ( (fp=fopen ("datal.dat ", "w") )==NULL) /* Open file */
{
clrscr () ,-






portmode=0; /* 4 -bit mode */
Readdelay = 20; /* In case host slow*/
clrscr ()
;
/* Clear the screen */
if ( (pport=locate_port () ) >= 5) { /* Find the port. */
printf ("No connect ion\n ") ; /* If no connection */
backoutO; /* then leave board */
exit(0);} /* in known state */
else{}
_setcursortype (JSTOCURSOR) ; /* Hide text cursor */
set_latch(l, 1)
;
/* Keep DSP running */
int word =0, col=0; /* and bring PAL out*/
/* out of Tri-state */
col=0;
gotoxy(l,l); /* go to home */
send_word( 0x0808, C_SEND) ,- /* Clear the HINT */
HINT(10000); /* Wait for nxt HINT*/
send_word (0x1200, A_SEND) ,• /* Goto 0x46 entries*/
/* before buffer */
for (int buf=0 ,- buf < 0x271; buf++)
/* change here if fs change*/
{
word = read_word(D_READ) ,- /* Read word from pp*/
printf ("%4.4x ", word); /* Print it to scr */
fprintf(fp, "%d\n", word); /* Output to file */
if (col >= 13)
{




























extern int datareg [] , statreg [] ,ctrlreg [] ;













portmode=0; /* 4 -bit mode */
Readdelay = 20; /* In case host slow*/
clrscr (); /* Clear the screen */
if ( (pport=locate_port () ) >= 5) {/* Find the port. */
printf ("No connect ion\n ") ; /* If no connection */
backoutO; /* then leave board */




/* Hide text cursor */
set_latch(l, 1) ,- /* Keep DSP running */
int word =0, col=0; /* and bring PAL out*/
/* out of Tri-state */
col=0;
gotoxy (1, 1) ,- /* go to home */
send_word( 0x0808, C_SEND) ; /* Clear the HINT */
HINT(10000); /* Wait for nxt HINT*/
send_word (0x1200, A_SEND) ; /* Goto 0x46 entries*/
/* before buffer */
for (int buf=0 ; buf < 0x200; buf++)
/* Change here if fs is changed*/
{
word = read_word(D_READ) ,- /* Read word from pp*/
printf ("%4 .4x ", word); /* Print it to scr */
fprintf(fp, "%d\n", word); /* Output to file */
if (col >= 13)
{









_setcursortype(_NORMALCURSOR); /* Ret normal cursor*/
fclose(fp); /* close f . le fc/

















int ,dl, d2, xl[fsl], x2[fs2];
int k, out, freq;
int glde (int k) ,-
double xrol[fsl], xiol [fsl] , xol [fsl]
;
float pi = 3.1415926, tpi;
int n, u;
int i, dftl, nl;
double maxl , max2
;
double xro2 [fs2] , xio2 [fs2] , xo2 [fs2]
int j , dft2 , n2
;
if ( (fpl=fopen( "data5.dat " , "rt") ) ==NULL) /* Open file */
{
clrscr () ;
print f ("Cannot open file .\n");
exit (0)
}
if ( (fp2=fopen ("data6.dat " , "rt") ) ==NULL) /* Open file */
{
clrscr () ;



























/*-- Xr [u] = (1/fsl) sum {xr [n] .cos (2PI .u .n/f si) } --*/
xrol [u] = xrol [u] + xl [n] *cos (tpi*u*n/f si)
;
/*-- Xi [u] = - (1/fsl) sum xr [n] .sin(2PI .u.n/f si) --*/
xiol [u] = xiol [u] - xl [n] *sin(tpi*u*n/fsl)
}
xrol [u] =xrol [u] /fsl;
xiol [u] =xiol [u] /fsl;






for (i=l; i<nl; i++)
{













xro2 [u] = xro2 [u] + x2 [n] *cos (tpi*u*n/fs2)
xio2 [u] = xio2 [u] - x2 [n] *sin (tpi*u*n/fs2)
}
xro2 [u] =xro2 [u] /fs2
xio2 [u] =xio2 [u] /fs2






for ( j = 1 ; j <n2 ; j + +
)
{
if (xo2 [ j] > max2)
{
dft2=j;








printfC'The frequency is %d", freq) ;





float mult / bl,b2 / mtest / mdl,md2 ,mx;
/* This section solves the linear diophantine equation fsl*bl + fs2*b2
na where fsl and fs2 are the sampling frequencies
and na is the greatest common divisor and returns the value bl, b2 and








/* Place fsl and fs2 in ma (dividend) and na (divisor) respectively */
ma=fsl;
na=fs2;




/* If remainder is not zero, reset dividend and divisor */
while (irem>0)
{
bo3=bol- iquot *bl; /* calculate new coefficients */
bo4 =bo2 - iquot *b2
;






ma=na; /* redefine dividend and divisor */
na=irem;
iquot=ma/na; /* reapply Euclidean algorithm */
irem=ma-na*iquot
;
/* To check whether the equation is solvable, na must be a factor of k
for the equation to be solvable. */
mult=k/na;
if ( (k-mult*na) ==0) /* Equation is solvable */
{
bl=bl*mult; /* These new values solve the */
/* diophantine equation */
b2=b2*mult;
mtest=bl; /* To check whether bl and b2 */
/* are the least values that */
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